We design multilevel and reconfigurable converter topologies (Cascaded H-Bridge, Reconfigurable Cascaded Multilevel Converter) in which the power stage manages the battery at module or cell level. This enables state-of-charge and temperature balancing directly in the modulation, fault-tolerant operation with module bypass, direct AC charging without an on-board charger, and lower losses and filter size compared with two-level inverters. The same expertise covers grid interfaces for stationary storage, including vanadium redox flow batteries and the provision of frequency support services.

Key capabilities

  • CHB and reconfigurable multilevel topologies
  • Cell/module-level SoC and temperature balancing
  • Fault-tolerant control and module bypass
  • BESS grid interface and frequency support

Team

Prof. Pericle ZanchettaProf. Pericle Zanchetta
Full Professor

Dr. Giulia TrescaDr. Giulia Tresca
Assistant Professor

Dr. Filippo GemmaDr. Filippo Gemma
Post-Doc Researcher

Dr. Andrea VolpiniDr. Andrea Volpini
Post-Doc Researcher

← Back to Research · All publications

Work with us

To discuss a collaboration, a project idea or a technical challenge in this area, contact:

Prof. Pericle Zanchetta
Full Professor – PELAB Director
pericle.zanchetta@unipv.it